APA aipamena

Brayton, R. K. (1984). Logic minimization algorithms for VLSI synthesis. Kluwer Academic Publishers.

Chicago Style aipamena

Brayton, Robert K. Logic Minimization Algorithms for VLSI Synthesis. Boston: Kluwer Academic Publishers, 1984.

MLA aipamena

Brayton, Robert K. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, 1984.

Kontuz: berrikusi erreferentzia hauek erabili aurretik.