Logic minimization algorithms for VLSI synthesis /

Logic minimization algorithms for VLSI synthesis /

Gorde:
Xehetasun bibliografikoak
Beste egile batzuk: Brayton, Robert K. (Robert King)
Formatua: Liburua
Hizkuntza:English
Argitaratua: Boston : Kluwer Academic Publishers, c1984.
Saila:Kluwer international series in engineering and computer science. VLSI, computer architecture, and digital signal processing.
Kluwer international series in engineering and computer science ; SECS 2.
Gaiak:
Logic design.
Integrated circuits > Very large scale integration.
Integrated circuits > Design and construction > Data processing.
Algorithms.

CARM 1 Store

Aleari buruzko argibideak CARM 1 Store
Sailkapena: A2:AK26C0 C06406
Alea 1 Eskuragarri  Erreserbatu

Antzeko izenburuak