Logic minimization algorithms for VLSI synthesis /

Logic minimization algorithms for VLSI synthesis /

Gardado en:
Detalles Bibliográficos
Outros autores: Brayton, Robert K. (Robert King)
Formato: Libro
Idioma:English
Publicado: Boston : Kluwer Academic Publishers, c1984.
Series:Kluwer international series in engineering and computer science. VLSI, computer architecture, and digital signal processing.
Kluwer international series in engineering and computer science ; SECS 2.
Subjects:
Logic design.
Integrated circuits > Very large scale integration.
Integrated circuits > Design and construction > Data processing.
Algorithms.

CARM 1 Store

Detalle de Existencias desde CARM 1 Store
Número de Clasificación: A2:AK26C0 C06406
Copia 1 Dispoñible  Facer reserva

Títulos similares