|
|
|
|
| LEADER |
01231cam a2200301 a 4500 |
| 001 |
c000223559 |
| 003 |
CARM |
| 005 |
20060908095310.0 |
| 008 |
880914s1989 maua b 001 0 eng |
| 019 |
1 |
|
|a 6061110
|5 LACONCORD2021
|
| 020 |
|
|
|a 0898383021
|
| 035 |
|
|
|a (OCoLC)18557247
|5 LACONCORD2021
|
| 040 |
|
|
|a LC
|b eng
|c LC
|d NUN
|
| 050 |
0 |
0 |
|a TK7874
|b .S87 1989
|
| 050 |
1 |
4 |
|a TK7874
|b .S87 1989
|
| 082 |
0 |
4 |
|a 621.395/011
|2 20
|
| 082 |
0 |
4 |
|a 621.381/73/0724
|2 19
|
| 245 |
0 |
0 |
|a Switch-level timing simulation of MOS VLSI circuits /
|c by Vasant B. Rao ... [et al.].
|
| 260 |
|
|
|a Boston :
|b Kluwer Academic Publishers,
|c c1989.
|
| 300 |
|
|
|a x, 209 p. :
|b ill. ;
|c 25 cm.
|
| 440 |
|
0 |
|a Kluwer international series in engineering and computer science.
|p VLSI, computer architecture, and digital signal processing
|
| 500 |
|
|
|a Includes index.
|
| 504 |
|
|
|a Bibliography: p. [193]-203.
|
| 650 |
|
0 |
|a Integrated circuits
|x Very large scale integration
|x Computer simulation.
|
| 700 |
1 |
|
|a Rao, Vasant B.
|
| 852 |
8 |
|
|b CARM
|h A2:AO26A0
|i B06471
|p 0313354
|f BK
|
| 999 |
f |
f |
|i 2194fd5a-bbad-58a4-8aaf-c1b63b390d5e
|s f32c276e-56de-5d2d-8e77-5e6cbd3e6fd4
|
| 952 |
f |
f |
|p Can circulate
|a CAVAL
|b CAVAL
|c CAVAL
|d CARM 1 Store
|e B06471
|f A2:AO26A0
|h Other scheme
|i book
|m 0313354
|