Switch-level timing simulation of MOS VLSI circuits /

類似資料

• The bounding approach to VLSI circuit simulation /
  著者:: Zukowski, Charles A.
  出版事項: (1986)
• The design and analysis of VLSI circuits /
  著者:: Glasser, Lance A.
  出版事項: (1985)
• Process and device simulation for MOS-VLSI circuits /
  出版事項: (1983)
• Multi-level simulation for VLSI design /
  著者:: Hill, Dwight D.
  出版事項: (1987)
• Unified methods for VLSI simulation and test generation /
  著者:: Cheng, Kwang-Ting, 1961-
  出版事項: (1989)